Please use this identifier to cite or link to this item: http://bura.brunel.ac.uk/handle/2438/25121
Title: Efficient CNN Architecture on FPGA Using High Level Module for Healthcare Devices
Authors: Jameil, AK
Al-Raweshidy, H
Keywords: electrogram classification;convolutional neural network (CNN);FPGA;healthcare monitoring;hardware accelerator
Issue Date: 8-Jun-2022
Publisher: Institute of Electrical and Electronics Engineers (IEEE)
Citation: Jameil, A.K. and Al-Raweshidy, H. (2022) 'Efficient CNN Architecture on FPGA Using High Level Module for Healthcare Devices', IEEE Access, 10, pp. 60486 - 60495 (10). doi: 10.1109/ACCESS.2022.3180829.
Abstract: © Copyright 2022 The Author(s). Modern wearable healthcare devices require new technologies with resource efficiency in terms of high performance, low energy consumption and diagnostic accuracy. In the field of artificial intelligence, the convolutional neural network (CNN) has performed as an effective algorithm. Field-programmable gate arrays (FPGAs) have been extensively utilised to construct hardware accelerators for CNNs. This paper suggests using an accelerator to create a specific 1-D CNN to classify the electrogram (ExG). ExGs used here include electrocardiogram, electroencephalogram and electromyography. The pipelined structure is designed with a register in the middle to facilitate easy data transfer. A 1-D CNN using an accelerator to categorise ExG signals implemented on Xilinx Zynq xc7z045 platform outperforms FPGA peer applications on the same platform by 1.14× in terms of speed. In addition, the 1-D CNN proposed accelerator operates very efficiently due to the use of a tristate buffer in the multiplexer and the substitution of the shift for the multiplier, resulting in a resource-efficient accelerator with 161 GOP/s/W energy efficiency and 28 GOP/s/KLUT, an improvement of 1.67 over the previous model. Finally, the performance of the accelerator applied to a Xilinx Zynq xc7z045 FPGA operating at 442.948MHz was calculated, achieving 1.145 TFLOP/s.
URI: https://bura.brunel.ac.uk/handle/2438/25121
DOI: https://doi.org/10.1109/ACCESS.2022.3180829
Appears in Collections:Dept of Electronic and Electrical Engineering Research Papers

Files in This Item:
File Description SizeFormat 
FullText.pdf956.29 kBAdobe PDFView/Open


This item is licensed under a Creative Commons License Creative Commons