Please use this identifier to cite or link to this item:
http://bura.brunel.ac.uk/handle/2438/7858
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.advisor | Ambler, AP | - |
dc.contributor.author | Valdivia, Roberto Abraham | - |
dc.date.accessioned | 2014-01-13T14:09:16Z | - |
dc.date.available | 2014-01-13T14:09:16Z | - |
dc.date.issued | 1989 | - |
dc.identifier.uri | http://bura.brunel.ac.uk/handle/2438/7858 | - |
dc.description | This thesis was submitted for the degree of Doctor of Philosophy and awarded by Brunel University. | en_US |
dc.description.abstract | Reliability evaluation by analytic modelling constitute an important issue of designing a reliable multiprocessor system. In this thesis, a model for reliability and fault tolerance analysis of the interconnection network is presented, based on graph theory. Reliability and fault tolerance are considered as deterministic and probabilistic measures of connectivity. Exact techniques for reliability evaluation fail for large multiprocessor systems because of the enormous computational resources required. Therefore, approximation techniques have to be used. Three approaches are proposed, the first by simplifying the symbolic expression of reliability; the other two by applying a hierarchical decomposition to the system. All these methods give results close to those obtained by exact techniques. | en_US |
dc.description.sponsorship | Consejo Nacional de Ciencia y Tecnologia" (National Council for Science and Technology of Mexico) and "Instituto de Investigaciones Electricas" (Institute for Electrical Research) | en_US |
dc.language.iso | en | en_US |
dc.publisher | Brunel University School of Engineering and Design PhD Theses | - |
dc.relation.uri | http://bura.brunel.ac.uk/bitstream/2438/7858/1/FulltextThesis.pdf | - |
dc.subject | Reliability evaluation | en_US |
dc.subject | Fault tolerance analysis | en_US |
dc.subject | Multiprocessor systems | en_US |
dc.subject | Reliability modelling | en_US |
dc.title | Reliability and fault tolerance modelling of multiprocessor systems | en_US |
dc.type | Thesis | en_US |
Appears in Collections: | Electronic and Electrical Engineering Dept of Electronic and Electrical Engineering Theses |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
FulltextThesis.pdf | 4.2 MB | Adobe PDF | View/Open |
Items in BURA are protected by copyright, with all rights reserved, unless otherwise indicated.